Customising Floating-Point Designs
نویسندگان
چکیده
This paper describes a method for customising the representation of floating-point numbers that exploits the flexibility of reconfigurable hardware. The method determines the appropriate size of mantissa and exponent for each operation in a design, so that a cost function with a given error specification for the output relative to a reference representation can be satisfied. Currently our tool, which adopts an iterative implementation of this method, supports singleor double-precision floating-point representation as the reference representation. It produces customised floating-point formats with arbitrary-sized mantissa and exponent. Results show that, for calculations involving large dynamic ranges, our method can achieve significant hardware reduction and speed improvement with respect to a design adopting the reference representation.
منابع مشابه
Comparison of Architecture Processors Focusing on ALU and Floating Point Unit Designs
This paper is to evaluate and compare some of the fundamental metrics for selected ALU designs, covering both time and space complexity. The references examined consists of papers from 1999 to present. A total of ten different designs on ALU and Floating points are examined and compared. Some of the key components evaluated are clock rate, memory capacity, components, floating point, ALU, FPGA,...
متن کاملAn Independent Analysis of Floating-point DSP Design Flow and Performance on Altera 28-nm FPGAs
OVERVIEW FPGAs are increasingly used as parallel processing engines for demanding digital signal processing applications. Benchmark results show that on highly parallelizable workloads, FPGAs can achieve higher performance and superior cost/performance compared to digital signal processors (DSPs) and general-purpose CPUs. However, to date, FPGAs have been used almost exclusively for fixed-point...
متن کاملFloating-point DSP Design Flow and Performance on Altera 28-nm FPGAs
OVERVIEW FPGAs are increasingly used as parallel processing engines for demanding digital signal processing applications. Benchmark results show that on highly parallelizable workloads, FPGAs can achieve higher performance and superior cost/performance compared to digital signal processors (DSPs) and general-purpose CPUs. However, to date, FPGAs have been used almost exclusively for fixed-point...
متن کاملDesign and Implementation of Low Power Floating Point Unit Using Reconfigurable Data Path: a Survey
Floating point arithmetic is widely used in many areas especially scientific computation and signal processing. The main objective of this paper is to reduce the power consumption and to increase the speed of execution and the implementation of floating point multiplier using sequential processing on the reconfigurable hardwareFloating Point (FP) addition, subtraction and multiplication are wid...
متن کاملA Space-Efficient Design for Reversible Floating Point Adder in Quantum Computing
Reversible logic has applications in low-power computing and quantum computing. However, there are few existing designs for reversible floating-point adders and none suitable for quantum computation. In this paper we propose a space-efficient reversible floating-point adder, suitable for binary quantum computation, improving the design of Nachtigal et al. [13]. Our work focuses on improving the...
متن کامل